View ICL3221EMVZ_6935720.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 icl3221em 15kv esd protected, +3v, 1a, 250kbps, rs-232 transmitters/receivers icl3221em the intersil icl3221em devices are 3.0v powered rs-232 transmitters/receivers which meet ela/tia-232 and v.28/v.24 specifications. ad ditionally, they provide 15kv esd protection (iec61000-4-2 air gap and human body model) on transmitter outputs and receiver inputs (rs-232 pins). targeted applications are pdas, palmtops, and notebook and laptop computers where the low operational, and even lower standby, power consumption is critical. efficient on-chip charge pumps, coupled with manual and automatic power-down functions, reduce the standby supply current to a 1a trickle. small footprint packaging, and the use of small, low value capacitors ensure board space savings as well. data rates greater than 250kbps are guaranteed at worst case load conditions. the device is fully compatible with 3.3v-only systems. the icl3221em features an automatic power-down function which powers down the on-chip power-supply and driver circuits. this occurs when an attached peripheral device is shut off or the rs-232 cable is removed, conserving system power automatically without changes to the hardware or operating system. these devices power up again when a valid rs-232 voltage is applied to any receiver input. table 1 summarizes the features of the icl3221em. related literature ? technical brief tb363 ?guidelines for handling and processing moisture sensitive surface mount devices (smds)? features ? esd protection for rs-232 i/o pins to 15kv (iec61000) ? drop in replacement for max3221e ? rs-232 compatible with v cc = 2.7v ? meets eia/tia-232 and v.28/v.24 specifications at 3v ?latch-up free ? on-chip voltage converters require only four external 0.1f capacitors ? manual and automatic power-down features ? receiver hysteresis for improved noise immunity ? guaranteed minimum data rate . . . . . . . . 250kbps ? power supply range . . . . . . . single +3.0v to +3.6v ? low supply current in power-down state . . . . . . 1a ? pb-free (rohs compliant) applications ? any system requiring rs-232 communication ports - battery powered, hand-held, and portable equipment - laptop computers, notebooks, palmtops - modems, printers and other peripherals -digital cameras - cellular/mobile phones table 1. summary of features part number number of tx number of rx data rate (kbps) receiver enable function? ready output? manual power-down? automatic power-down function? icl3221em 1 1 250 yes no yes yes ordering information part number part marking temp range (c) package pkg. dwg. # ICL3221EMVZ* (notes 1, 2, 3) 3221 emvz -55 to +125 16 ld tssop m16.173 notes: 1. add ?-t? suffix for tape and reel. please refer to tb347 for details on reel specifications. 2. these intersil pb-free plastic packaged products employ special pb-free material sets, molding compounds/die attach materials, and 100% matte tin pl ate plus anneal (e3 termination finish, which is rohs compliant and compatible with both snpb and pb-free soldering operations). inte rsil pb-free products are msl classified at pb-free peak reflow temperatures that meet or exceed the pb-free requirements of ipc/jedec j std-020. 3. for moisture sensitivity level (msl), please see device information page for icl3221em . for more information on msl please see techbrief tb363 . caution: these devices are sensitive to electrostatic discharge; follow proper ic handling procedures. 1-888-intersil or 1-888-468-3774 | intersil (and design) is a registered trademark of intersil americas inc. copyright intersil americas inc. 2009. all rights reserved all other trademarks mentioned are the property of their respective owners. december 17, 2009 fn7552.0
2 fn7552.0 december 17, 2009 pin configurations icl3221em (16 ld tssop) top view en c1+ v+ c1- c2+ c2- v- r1in forceoff gnd t1out forceon t1in r1out vcc invalid 16 15 14 13 12 11 10 9 1 2 3 4 5 6 7 8 pin descriptions pin pin number function en 1 active low receiver enable control c1+ 2 external capacitor (voltage doub ler) is connected to this lead. v+ 3 internally generated positi ve transmitter supply (+5.5v). c1- 4 external capacitor (voltage doub ler) is connected to this lead. c2+ 5 external capacitor (voltage inve rter) is connected to this lead. c2- 6 external capacitor (voltage inve rter) is connected to this lead. v- 7 internally generated negati ve transmitter supply (-5.5v). r1in 8 15kv esd protected , rs-232 compatible receiver inputs. r1out 9 ttl/cmos level receiver outputs. invalid 10 active low output that indicates if no valid rs-232 levels are present on any receiver input. t1in 11 ttl/cmos compatible transmitter inputs. forceon 12 active high input to override automatic powe r-down circuitry thereby keeping transmitters active (forceoff must be high). t1out 13 15kv esd protected , rs-232 level (nominally 5.5v) transmitter outputs. gnd 14 ground connection. vcc 15 system power supply input (3.0v to 3.6v). forceoff 16 active low to shut down transmitters and on-chip power supply. this override s any automatic circuitry and forceon (see table 2). isl3221em
3 fn7552.0 december 17, 2009 typical operating circuits icl3221em 15 v cc t1 out t1 in t 1 0.1f + 0.1f + 0.1f 11 13 2 4 3 7 v+ v- c1+ c1- c2+ c2- + 0.1f 5 6 r1 out r1 in r 1 8 9 5k c 1 c 2 + c 3 c 4 en 1 gnd +3.3v + 0.1f 14 ttl/cmos logic levels rs-232 levels forceon forceoff 12 16 v cc 10 invalid to power control logic isl3221em
4 fn7552.0 december 17, 2009 absolute maximum ratings thermal information v cc to gnd . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3v to 6v v+ to gnd . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3v to 7v v- to gnd . . . . . . . . . . . . . . . . . . . . . . . . . . +0.3v to -7v v+ to v- . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14v input voltages t in , forceoff , forceon, en , shdn . . . . . . -0.3v to 6v r in . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25v output voltages t out . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13.2v r out , invalid . . . . . . . . . . . . . . . . . -0.3v to v cc +0.3v short circuit duration t out . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . continuous esd rating . . . . . . . . . . . see specification table on page 5 thermal resistance (typical, note 4) ja (c/w) 16 ld tssop package . . . . . . . . . . . . . . . 145 maximum junction temperature (plastic package) . . . . +150c maximum storage temperature range . . . -65c to +150c pb-free reflow profile . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/pb-freereflow.asp operating conditions operating voltage range . . . . . . . . . . . . . . +3.0v to +3.6v temperature range . . . . . . . . . . . . . . . . . .-55c to +125c caution: do not operate at or near the maximum ratings listed for extended periods of time. exposure to such conditions may adv ersely impact product reliability and result in failures not covered by warranty. note: 4. ja is measured with the component mounted on a low effective thermal conductivity test board in free air. see tech brief tb379 for details. electrical specifications test conditions: v cc = 3.3v 10%, c 1 - c 4 = 0.1f; unless otherwise specified. typicals are at t a = +25c. boldface limits apply over the operating temperature range, -55c to +125c. parameter test conditions temp (c) min (note 6) typ max (note 6) units dc characteristics supply current, automatic power-down all r in open, forceon = gnd, forceoff = v cc full - 1.0 10 a supply current, power-down forceoff = shdn = gnd full - 1.0 10 a supply current, automatic power-down disabled all outputs unloaded, forceon = forceoff = shdn = v cc v cc = 3.15v full - 0.3 1.8 ma logic and transmitter inputs and receiver outputs input logic threshold low t in , forceon, forceoff , en , shdn full - - 0.8 v input logic threshold high t in , forceon, forceoff , en , shdn v cc = 3.3v full 2.0 - - v input leakage current t in , forceon, forceoff , en , shdn full - 0.01 10 a output leakage current forceoff = gnd or en = v cc full - 0.05 10 a output voltage low i out = 1.6ma full - - 0.4 v output voltage high i out = -1.0ma full v cc - 0.6 v cc - 0.1 - v automatic power-down (forceon = gnd, forceoff = v cc ) receiver input thresholds to enable transmitters power up (see figure 6) full -2.7 - 2.7 v receiver input thresholds to disable transmitters power down (see figure 6) full -0.3 - 0.3 v invalid output voltage low i out = 1.6ma full - - 0.4 v invalid output voltage high i out = -1.0ma full v cc - 0.6 - - v receiver threshold to transmitters enabled delay (t wu ) 25 - 100 - s receiver positive or negative threshold to invalid high delay (t invh ) 25 - 1 - s isl3221em
5 fn7552.0 december 17, 2009 receiver positive or negative threshold to invalid low delay (t invl ) 25 - 30 - s receiver input input voltage range 25 -25 - 25 v input threshold low v cc = 3.3v 25 0.6 1.2 - v input threshold high v cc = 3.3v 25 - 1.5 2.4 v input hysteresis 25 - 0.5 - v input resistance 25 3 5 7 k transmitter output output voltage swing all transmitter outputs loaded with 3k to ground full 5.0 5.4 - v output resistance v cc = v+ = v- = 0v, transmitter output = 2v full 300 10m - output short-circuit current full - 35 60 ma output leakage current v out = 12v, v cc = 0v or 3v to 3.6v, automatic power-down or forceoff = shdn = gnd full - - 25 a timing characteristics maximum data rate r l = 3k , c l = 1000pf, one transmitter switching full 250 500 - kbps receiver propagation delay receiver input to receiver output, c l = 150pf t phl 25 - 0.15 - s t plh 25 - 0.15 - s receiver output enable time normal operation 25 - 200 - ns receiver output disable time normal operation 25 - 200 - ns transm i tt er skew t phl to t plh (note 5) 25 - 100 1000 ns receiver skew t phl to t plh 25 - 50 1000 ns transition region slew rate v cc = 3.3v, r l = 3k to 7k , measured from 3v to -3v or -3v to 3v c l = 150pf to 2500pf 25 4 - 30 v/s c l = 150pf to 1000pf 25 6 - 30 v/s esd performance rs-232 pins (tout, rin) human body model 25 - 15 - kv iec61000-4-2 contact discharge 25 - 8-kv iec61000-4-2 air gap discharge 25 - 15 - kv all other pins human body model 25 - 2-kv notes: 5. transmitter skew is measured at th e transmitter zero crossing points. 6. parts are 100% tested at +25c. full temp limits are guaranteed by bench and tester characterization electrical specifications test conditions: v cc = 3.3v 10%, c 1 - c 4 = 0.1f; unless otherwise specified. typicals are at t a = +25c. boldface limits apply over the operating temperature range, -55c to +125c. (continued) parameter test conditions temp (c) min (note 6) typ max (note 6) units isl3221em
6 fn7552.0 december 17, 2009 detailed description icl3221em interface ics operate from a single +3v supply, guarantee a 250kbps minimum data rate, require only four small external 0.1f capacitors, feature low power consumption, and meet all ela rs-232c and v.28 specifications. the circuit is divided into three sections: charge pump, transmitters and receivers. charge-pump intersil?s icl3221em utilizes regulated on-chip dual charge pumps as voltage doub lers, and voltage inverters to generate 5.5v transmitter supplies from a v cc supply as low as 3.0v. this allows these devices to maintain rs-232 compliant output levels over the 10% tolerance range of 3.3v powered systems. the efficient on-chip power supplies require only fo ur small, external 0.1f capacitors for the voltage doubler and inverter functions at v cc = 3.3v. see ?capacitor selection? on page 9 and table 3 on page 9 for capacitor recommendations for other operating conditions. the charge pumps operate discontinuously (i.e., they turn off as soon as the v+ and v- supplies are pumped up to the nominal values), resulting in significant power savings. transmitters the transmitters are proprietary, low dropout, inverting drivers that translate ttl/cmos inputs to eia/tia-232 output levels. coupled with the on-chip 5.5v supplies, these transmitters deliver true rs-232 levels over a wide range of single supply system voltages. the transmitter output disables and assumes a high impedance state when the device enters the power-down mode (see table 2). these outputs may be driven to 12v when disabled. all devices guarantee a 250kbps data rate for full load conditions (3k and 1000pf), v cc 3.0v, with one transmitter operating at full speed. under more typical conditions of v cc 3.3v, r l = 3k , and c l = 250pf, one transmitter easily operates at 900kbps. transmitter inputs float if left unconnected, and may cause i cc increases. connect unused inputs to gnd for the best performance. receivers the icl3221em device contai ns standard inverting receiver that three-stat e via the en or forceoff control lines. the receivers convert rs-232 signals to cmos output levels and accept inputs up to 25v while presenting the required 3k w to 7kw input impedance (see figure 1) even if the power is off (v cc = 0v). the receivers? schmitt trigger input stage uses hysteresis to increase noise immunity and decrease errors due to slow input signal transitions. the icl3221em?s inverting receiver is disabled only when en is driven high (see table 2). standard receivers driving powered down peripherals must be disabled to preven t current flow through the peripheral?s protec tion diodes (see figures 2 and 3). this renders them useless fo r wake up functions, but the corresponding monitor rece iver can be dedicated to this task as shown in figure 3. low power operation these 3v devices require a nominal supply current of 0.3ma, during normal oper ation (not in power-down mode). this is considerably less than the 5ma to 11ma current required by comparable 5v rs-232 devices, allowing users to reduce system power simply by switching to this new family. pin compatible replacements for 5v devices the icl3221em is pin compatible with existing 5v rs-232 transceivers - see the ?features? section on page 1 for details. this pin compatibility coupled with the low i cc and wide operating supply range, ma ke the icl3221em potential lower power, higher perfor mance drop-in replacements for existing 5v applications. as long as the 5v rs-232 output swings are acceptable, and transmitter input pull-up resistors aren?t re quired, the icl3221em should work in most 5v applications. when replacing a device in an existing 5v application, it is acceptable to terminate c 3 to v cc as shown on the ?typical operating circuits ? on page 3. nevertheless, terminate c 3 to gnd if possible, as slightly better performance results from this configuration. power-down functionality the already low current requirement drops significantly when the device enters power-down mode. in power-down, supply current dr ops to 1a, because the on-chip charge pump turns off (v+ collapses to v cc , v- collapses to gnd), and the transmitter outputs three-state. inverting receiv er outputs may or may not disable in power-down; refer to table 2 for details. this micro-power mode makes these devices ideal for battery powered and portable applications. software controlled (manual) power-down the icl3221em device provides a pin that allows the user to force the ic into the low power, standby state. driving this pin high enables normal operation, while driving it low forces the ic into its power-down state. connect shdn to v cc if the power-down function isn?t needed. note that all the receiver outputs remain enabled during shutdown (see table 2). for the lowest power consumption during power-down, the receivers should also be disabled by driving the en input high (see next section, and figures 2 and 3). r xout gnd v rout v cc 5k r xin -25v v rin +25v gnd v cc figure 1. inverting receiver connections isl3221em
7 fn7552.0 december 17, 2009 the icl3221em utilizes a two pin approach where the forceon and forceoff inputs determine the ic?s mode. for always enabled operation, forceon and forceoff are both strapped high. to switch between active and power-down modes, under logic or software control, only the forceoff input need be driven. the forceon state isn?t critical, as forceoff dominates over forceon. nevertheless, if strictly manual control over power-down is desired, the user must strap forceon high to disable the automatic power-down circuitry. the invalid output always indicates whether or not a valid rs-232 signal is present at any of the receiver inputs (see table 2), giving the user an easy way to determine when the interface block should power down. in the case of a disconnected interface cable where all the receiver inputs are floating (but pulled to gnd by the internal receiver pull down resistors), the invalid logic detects the invalid levels and drives the output low. the power management logic then uses this indicator to power down the interface block. reconnecting the cable restores valid levels at the receiver inputs, invalid switches high, and the power management logic wakes up the interface block. invalid can also be used to indicate the dtr or ring indicator signal, as long as the other receiver inputs are floating, or driven to gnd (as in the case of a powered down driver). connecting forceoff and forceon together disables the automatic power-down feature, enabling them to function as a manual shutdown input (see figure 4). table 2. power-down and enable logic truth table rs-232 signal present at receiver input? forceoff or shdn input forceon input en input transmitter outputs receiver outputs invalid output mode of operation icl3221em no h h l active active l normal operation (auto power-down disabled) no h h h active high-z l yes h l l active active h normal operation (auto power-down enabled) yes h l h active high-z h no h l l high-z active l power-down due to auto power-down logic no h l h high-z high-z l yes l x l high-z active h manual power-down yes l x h high-z high-z h manual power-down with receiver disabled no l x l high-z active l manual power-down no l x h high-z high-z l manual power-down with receiver disabled figure 2. power drain through powered down peripheral old v cc powered gnd shdn = gnd v cc rx tx v cc current v out = v cc flow rs-232 chip down uart figure 3. disabled receivers prevent power drain icl324xe transition r x t x r2 outb r2 out t1 in forceoff = gnd v cc v cc to r2 in t1 out v out = hi-z powered or shdn = gnd, en = v cc detector down uart wake-up logic isl3221em
8 fn7552.0 december 17, 2009 with any of the control schemes, the time required to exit power-down, and resume transmission is only 100s. a mouse, or other application, may need more time to wake up from shutdown. if automatic power-down is being utilized, the rs-232 device will reenter power-down if valid receiver levels aren?t reestablished within 30s of the icl3221em powering up. figure 5 illustrates a circuit that keeps the icl3221em from initiating automatic power-down for 100ms after powering up. this gives the slow-to-wake peripheral circuit time to reestablish valid rs-232 output levels. automatic power-down even greater power savings is available by using the devices which feature an automatic power-down function. when no valid rs-232 voltages (see figure 6) are sensed on any receiver input for 30s, the charge pump and transmitters power-down, thereby reducing supply current to 1a. invalid receiver levels occur whenever the driving peripheral?s outputs are shut off (powered down) or when the rs-232 interface cable is disconnected. the icl3221em powers back up whenever it detects a valid rs-232 voltage level on any receiver input. this automatic power-down feature provides additional system power savings without changes to the existing operating system. automatic power-down operates when the forceon input is low, and the forceoff input is high. tying forceon high disables automatic power-down, but manual power-down is always available via the overriding forceoff input. table 2 summarizes the automatic power-down functionality. devices with the automatic power-down feature include an invalid output signal, which switches low to indicate that invalid levels have persisted on all of the receiver inputs for more than 30s (see figure 7). invalid switches high 1s after detecting a valid rs-232 level on a receiver input. invalid operates in all modes (forced or automatic power-down, or forced on), so it is also useful for systems employing manual power-down circuitry. when automatic power-down is utilized, invalid = 0 indicates that the icl3221em is in power-down mode. the time to recover from automatic power-down mode is typically 100s. receiver enable control several devices also feature an en input to control the receiver outputs. driving en high disables all the inverting (standard) receiver outputs placing them in a figure 4. connections for manual power-down when no valid receiver signals are present pwr forceoff invalid cpu i/o forceon icl3221em mgt logic uart figure 5. circuit to prevent auto power-down for 100ms after forced power-up icl3221em forceoff forceon power master power-down line 1m 0.1f management unit figure 6. definition of valid rs-232 receiver levels 0.3v -0.3v -2.7v 2.7v invalid level - power-down occurs valid rs-232 level - icl3221em is active valid rs-232 level - icl3221em is active indeterminate - power-down may or indeterminate - power-down may or may not occur may not occur after 30s receiver inputs transmitter outputs invalid output v+ v cc 0 v- v cc 0 t invl t invh invalid region } figure 7. automatic power-down and invalid timing diagrams autopwdn pwr up isl3221em
9 fn7552.0 december 17, 2009 high impedance state. this is useful to eliminate supply current, due to a receiver output forward biasing the protection diode, when driving the input of a powered down (v cc = gnd) peripheral (see figure 2). capacitor selection the charge pumps require 0.1f capacitors for 3.3v operation. for other supply voltages, refer to table 3 for capacitor values. do not use values smaller than those listed in table 3. increasing the capacitor values (by a factor of 2) reduces ripple on the transmitter outputs and slightly reduces power consumption. c 2 , c 3 , and c 4 can be increased without increasing c 1 ?s value, however, do not increase c 1 without also increasing c 2 , c 3 , and c 4 to maintain the proper ratios (c 1 to the other capacitors). when using minimum required capacitor values, make sure that capacitor values do not degrade excessively with temperature. if in doubt, use capacitors with a larger nominal value. the capacitor?s equivalent series resistance (esr) usually rises at low temperatures and it influences the amount of ripple on v+ and v-. power supply decoupling in most circumstances a 0.1f bypass capacitor is adequate. in applications that are particularly sensitive to power supply noise, decouple v cc to ground with a capacitor of the same value as the charge-pump capacitor c 1 . connect the bypass capacitor as close as possible to the ic. operation down to 2.7v the icl3221em transmitter outputs meet rs-562 levels ( 3.7v), at full data rate, with v cc as low as 2.7v. rs-562 levels typically ensure interoperability with rs- 232 devices. transmitter outputs when exiting power-down figure 8 shows the response of two transmitter outputs when exiting power-down mode. as they activate, the two transmitter outputs proper ly go to opposite rs-232 levels, with no glitching, ringing, nor undesirable transients. each transmitter is loaded with 3k in parallel with 2500pf. note that the transmitters enable only when the magnitude of the supplies exceed approximately 3v. high data rates the icl3221em maintains the rs-232 5v minimum transmitter output voltages even at high data rates. figure 9 details a transmitter loopback test circuit, and figure 10 illustrates the loopback test result at 120kbps. for this test, all transmitters were simultaneously driving rs-232 loads in parallel with 1000pf, at 120kbps. figure 11 shows the loopback results for a single transmitter driving 1000pf and an rs-232 load at 250kbps. the static transmitters were also loaded with an rs-232 receiver.. table 3. required capacitor values v cc (v) c 1 (f) c 2 , c 3 , c 4 (f) 3.0 to 3.6 0.1 0.1 figure 9. transmitter loopback test circuit time (20s/div) t1 t2 2v/div 5v/div v cc = +3.3v forceoff figure 8. transmitter outputs when exiting power-down c1 - c4 = 0.1f icl3221em v cc forceoff c 1 c 2 c 4 c 3 + + + + 1000pf v+ v- 5k t in r out c1+ c1- c2+ c2- r in t out + v cc 0.1f v cc en shdn or isl3221em
10 fn7552.0 december 17, 2009 interconnection with 3v and 5v logic the icl3221em directly interfaces with 5v cmos and ttl logic families. nevertheless, with the icl3221em at 3.3v, and the logic supply at 5v, ac, hc, and cd4000 outputs can drive icl3221em inputs, but icl3221em outputs do not reach the minimum v ih for these logic families. see table 4 for more information. 15kv esd protection all pins on icl3221em devices include esd protection structures, but the icl3221em family incorporates advanced structures which allow the rs-232 pins (transmitter outputs and receiver inputs) to survive esd events up to 15kv. the rs-232 pins are particularly vulnerable to esd damage because they typically connect to an exposed port on the exterior of the finished product. simply touching the port pins, or connecting a cable, can cause an esd event that might destroy unprotected ics. these new esd structures protect the device whether or not it is powered up, protect without allowing any latch-up mechanism to activate, and don?t interfere with rs-232 signals as large as 25v. human body model (hbm) testing as the name implies, this test method emulates the esd event delivered to an ic during human handling. the tester delivers the charge through a 1.5k current limiting resistor, making the test less severe than the iec61000 test, which utilizes a 330 limiting resistor. the hbm method determines an ic?s ability to withstand the esd transients typically present during handling and manufacturing. due to the random nature of these events, each pin is tested with respect to all other pins. the rs-232 pins on ?e? family devices can withstand hbm esd events to 15kv. iec61000-4-2 testing the iec61000 test method applies to finished equipment, rather than to an individual ic. therefore, the pins most likely to suffer an esd event are those that are exposed to the outside world (the rs-232 pins in this case), and the ic is tested in its typical application configuration (power applied) rather than testing each pin-to-pin combination. the lower current limiting resistor coupled with the larger charge storage capacitor yields a test that is much more severe than the hbm test. the extra esd protection built into this device?s rs-232 pins allows the design of equipment meeting level 4 criteria without the need for additional board level protection on the rs-232 port. air-gap discharge test method for this test method, a charged probe tip moves toward the ic pin until the voltage arcs to it. the current waveform delivered to the ic pin depends on approach speed, humidity, temperature, etc., so it is difficult to obtain repeatable results. the ?e? device rs-232 pins withstand 15kv air-gap discharges. contact discharge test method during the contact discharge test, the probe contacts the tested pin before the probe tip is energized, thereby eliminating the variables associated with the air-gap discharge. the result is a more repeatable and predictable test, but equipment limits prevent testing devices at voltages higher than 8kv. all ?e? family devices survive 8kv contact discharges on the rs-232 pins. figure 10. loopback test at 120kbps figure 11. loopback test at 250kbps table 4. logic family compatibility with various supply voltages system power-supply voltage (v) v cc supply voltage (v) compatibility 3.3 3.3 compatible with all cmos families. t1 in t1 out r1 out 5s/div v cc = +3.3v 5v/div c1 - c4 = 0.1f t1 in t1 out r1 out 2s/div 5v/div v cc = +3.3v c1 - c4 = 0.1f isl3221em
11 fn7552.0 december 17, 2009 die characteristics substrate potential (powered up): gnd transistor count: icl3221em: 286 process: si gate cmos typical performance curves v cc = 3.3v, t a = +25c. figure 12. transmitter output voltage vs load capacitance figure 13. slew rate vs load capacitance figure 14. supply current vs load ca pacitance when transmitting data -6 -4 -2 0 2 4 6 1000 2000 3000 4000 5000 0 load capacitance (pf) transmitter output voltage (v) 1 transmitter at 250kbps v out + v out - 1 or 2 transmitters at 30kbps load capacitance (pf) slew rate (v/s) 0 10002000300040005000 5 10 15 20 25 +slew -slew 0 5 10 15 20 25 30 45 35 40 0 1000 2000 3000 4000 5000 load capacitance (pf) supply current (ma) 20kbps 250kbps 120kbps isl3221em
12 intersil products are manufactured, assembled and tested utilizing iso9000 qu ality systems as noted in the quality certifications found at www.intersil.com/design/quality intersil products are sold by description only. intersil corporation reserves the right to make changes in circuit design, soft ware and/or specifications at any time without notice. accordingly, th e reader is cautioned to verify that data sheets are current before placing orders. information furnished by intersil is believed to be accura te and reliable. however, no re sponsibility is assumed by inte rsil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which ma y result from its use. no licen se is granted by implication o r otherwise under any patent or patent rights of intersil or its subsidiaries. for information regarding intersil corporation and its products, see www.intersil.com fn7552.0 december 17, 2009 for additional products, see www.intersil.com/product_tree isl3221em thin shrink small outlin e plastic packages (tssop) notes: 1. these package dimensions are wi thin allowable dimensions of jedec mo-153-ab, issue e. 2. dimensioning and tolerancing per ansi y14.5m - 1982. 3. dimension ?d? does not include mold flash, protrusions or gate burrs. mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side. 4. dimension ?e1? does not includ e interlead flash or protrusions. interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side. 5. the chamfer on the body is optional. if it is not present, a visual index feature must be located within the crosshatched area. 6. ?l? is the length of terminal for soldering to a substrate. 7. ?n? is the number of terminal positions. 8. terminal numbers are shown for reference only. 9. dimension ?b? does not include dambar protrusion. allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of ?b? dimension at maximum ma terial condition. minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch). 10. controlling dimension: millimeter. converted inch dimen- sions are not necessarily exact. (angles in degrees) index area e1 d n 123 -b- 0.10(0.004) c a m bs e -a- b m -c- a1 a seating plane 0.10(0.004) c e 0.25(0.010) b m m l 0.25 0.010 gauge plane a2 0.05(0.002) m16.173 16 lead thin shrink small outline plastic package symbol inches millimeters notes min max min max a - 0.043 - 1.10 - a1 0.002 0.006 0.05 0.15 - a2 0.033 0.037 0.85 0.95 - b 0.0075 0.012 0.19 0.30 9 c 0.0035 0.008 0.09 0.20 - d 0.193 0.201 4.90 5.10 3 e1 0.169 0.177 4.30 4.50 4 e 0.026 bsc 0.65 bsc - e 0.246 0.256 6.25 6.50 - l 0.020 0.028 0.50 0.70 6 n16 167 0 o 8 o 0 o 8 o - rev. 1 2/02

▲Up To Search▲

Price & Availability of ICL3221EMVZ

	To Download ICL3221EMVZ Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .